riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixed typo in error message

This commit is contained in:
Andrew Zonenberg 2017-08-07 20:46:00 -07:00
parent 0a6c702c41
commit c205d571df
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/greenpak4/cells_sim_digital.v
View File

@ -80,7 +80,7 @@ module GP_COUNT14(input CLK, input wire RST, output reg OUT);
"BOTH": begin
initial begin
$display("Both-edge reset mode for GP_COUNT8 not implemented");
$display("Both-edge reset mode for GP_COUNT14 not implemented");
$finish;
end
end