mirror of https://github.com/YosysHQ/yosys.git
Add tests for logger pass
This commit is contained in:
parent
1c569fe06a
commit
c1cee15d64
|
@ -0,0 +1,6 @@
|
||||||
|
logger -werror "is implicitly declared." -expect error "is implicitly declared." 1
|
||||||
|
read_verilog << EOF
|
||||||
|
module top(...);
|
||||||
|
assign b = w;
|
||||||
|
endmodule
|
||||||
|
EOF
|
|
@ -0,0 +1,6 @@
|
||||||
|
logger -expect-no-warnings -nowarn "is implicitly declared."
|
||||||
|
read_verilog << EOF
|
||||||
|
module top(...);
|
||||||
|
assign b = w;
|
||||||
|
endmodule
|
||||||
|
EOF
|
|
@ -0,0 +1,6 @@
|
||||||
|
logger -warn "Successfully finished Verilog frontend." -expect warning "Successfully finished Verilog frontend." 1
|
||||||
|
read_verilog << EOF
|
||||||
|
module top(...);
|
||||||
|
assign b = w;
|
||||||
|
endmodule
|
||||||
|
EOF
|
|
@ -0,0 +1,6 @@
|
||||||
|
logger -expect warning "is implicitly declared." 2
|
||||||
|
read_verilog << EOF
|
||||||
|
module top(...);
|
||||||
|
assign b = w;
|
||||||
|
endmodule
|
||||||
|
EOF
|
Loading…
Reference in New Issue