riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Support command files in Verific

This commit is contained in:
Miodrag Milanovic 2021-06-16 11:21:44 +02:00
parent c6681508f1
commit c0d8da20d5
1 changed files with 39 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

39
frontends/verific/verific.cc
View File

@ -2084,6 +2084,11 @@ struct VerificPass : public Pass {
log("Load the specified VHDL files into Verific.\n"); log("Load the specified VHDL files into Verific.\n");
log("\n"); log("\n");
log("\n"); log("\n");
log(" verific {-f|-F} <command-file>\n");
log("\n");
log("Load and execute the specified command file.\n");
log("\n");
log("\n");
log(" verific [-work <libname>] {-sv|-vhdl|...} <hdl-file>\n"); log(" verific [-work <libname>] {-sv|-vhdl|...} <hdl-file>\n");
log("\n"); log("\n");
log("Load the specified Verilog/SystemVerilog/VHDL file into the specified library.\n"); log("Load the specified Verilog/SystemVerilog/VHDL file into the specified library.\n");
@ -2407,6 +2412,25 @@ struct VerificPass : public Pass {
break; break;
} }
if (GetSize(args) > argidx && (args[argidx] == "-f" || args[argidx] == "-F"))
{
unsigned verilog_mode = veri_file::VERILOG_95; // default recommended by Verific
Verific::veri_file::f_file_flags flags = (args[argidx] == "-f") ? veri_file::F_FILE_NONE : veri_file::F_FILE_CAPITAL;
Array *file_names = veri_file::ProcessFFile(args[++argidx].c_str(), flags, verilog_mode);
veri_file::DefineMacro("VERIFIC");
if (!veri_file::AnalyzeMultipleFiles(file_names, verilog_mode, work.c_str(), veri_file::MFCU)) {
verific_error_msg.clear();
log_cmd_error("Reading Verilog/SystemVerilog sources failed.\n");
}
delete file_names;
verific_import_pending = true;
goto check_error;
}
if (GetSize(args) > argidx && (args[argidx] == "-vlog95" || args[argidx] == "-vlog2k" || args[argidx] == "-sv2005" || if (GetSize(args) > argidx && (args[argidx] == "-vlog95" || args[argidx] == "-vlog2k" || args[argidx] == "-sv2005" ||
args[argidx] == "-sv2009" || args[argidx] == "-sv2012" || args[argidx] == "-sv" || args[argidx] == "-formal")) args[argidx] == "-sv2009" || args[argidx] == "-sv2012" || args[argidx] == "-sv" || args[argidx] == "-formal"))
{ {
@ -2963,6 +2987,11 @@ struct ReadPass : public Pass {
log("Load the specified VHDL files. (Requires Verific.)\n"); log("Load the specified VHDL files. (Requires Verific.)\n");
log("\n"); log("\n");
log("\n"); log("\n");
log(" read {-f|-F} <command-file>\n");
log("\n");
log("Load and execute the specified command file. (Requires Verific.)\n");
log("\n");
log("\n");
log(" read -define <macro>[=<value>]..\n"); log(" read -define <macro>[=<value>]..\n");
log("\n"); log("\n");
log("Set global Verilog/SystemVerilog defines.\n"); log("Set global Verilog/SystemVerilog defines.\n");
@ -3049,6 +3078,16 @@ struct ReadPass : public Pass {
return; return;
} }
if (args[1] == "-f" || args[1] == "-F") {
if (use_verific) {
args[0] = "verific";
Pass::call(design, args);
} else {
cmd_error(args, 1, "This version of Yosys is built without Verific support.\n");
}
return;
}
if (args[1] == "-define") { if (args[1] == "-define") {
if (use_verific) { if (use_verific) {
args[0] = "verific"; args[0] = "verific";