riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

lattice: Disable broken port configuration in bram inference

This commit is contained in:
Martin Povišer 2023-12-21 10:22:52 +01:00
parent fc5c5172f8
commit c028f25158
1 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
techlibs/lattice/brams_8kc.txt
View File

@ -32,6 +32,10 @@ ram block $__PDPW8KC_ {
cost 64; cost 64;
init no_undef; init no_undef;
port sr "R" { port sr "R" {
# width 2 cannot be supported because of quirks
# of the primitive, and memlib requires us to
# remove width 1 as well
width 4 9 18;
clock posedge; clock posedge;
clken; clken;
option "RESETMODE" "SYNC" { option "RESETMODE" "SYNC" {