riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge remote-tracking branch 'origin/eddie/clkpart' into xaig_dff

This commit is contained in:
Eddie Hung 2019-11-22 17:00:35 -08:00
parent 74ea438136 95af8f56e4
commit bf7d36627e
1 changed files with 9 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
passes/techmap/clkpart.cc
View File

@ -58,7 +58,7 @@ struct ClkPartPass : public Pass {
} }
void execute(std::vector<std::string> args, RTLIL::Design *design) YS_OVERRIDE void execute(std::vector<std::string> args, RTLIL::Design *design) YS_OVERRIDE
{ {
log_header(design, "Executing CLKPART pass (TODO).\n"); log_header(design, "Executing CLKPART pass (partition design according to clock domain).\n");
log_push(); log_push();
clear_flags(); clear_flags();
@ -233,6 +233,7 @@ struct ClkPartPass : public Pass {
std::get<0>(it.first) ? "" : "!", log_signal(std::get<1>(it.first)), std::get<0>(it.first) ? "" : "!", log_signal(std::get<1>(it.first)),
std::get<2>(it.first) ? "" : "!", log_signal(std::get<3>(it.first))); std::get<2>(it.first) ? "" : "!", log_signal(std::get<3>(it.first)));
if (assigned_cells.size() > 1)
for (auto &it : assigned_cells) { for (auto &it : assigned_cells) {
RTLIL::Selection sel(false); RTLIL::Selection sel(false);
sel.selected_members[mod->name] = pool<IdString>(it.second.begin(), it.second.end()); sel.selected_members[mod->name] = pool<IdString>(it.second.begin(), it.second.end());