riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fix upper XC7 LUT[78] delays to use I[01] -> O delay not S -> O

This commit is contained in:
Eddie Hung 2019-06-15 05:45:16 -07:00
parent 7ff8330d1e
commit bf312043d4
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
techlibs/xilinx/abc_xc7.lut
View File

@ -9,7 +9,7 @@
5 3 127 238 407 472 631
6 5 127 238 407 472 631 642
# F7AMUX + F7BMUX / 2
7 10 286 413 524 693 758 917 928
7 10 286 335 446 615 680 839 850
# F8MUX
# F8MUX+F7MUX
8 20 273 559 686 797 966 1031 1190 1201
8 20 273 390 439 550 719 784 943 954