riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Conditioning abc9 on POs not accurate due to cells

This commit is contained in:
Eddie Hung 2019-11-23 10:26:55 -08:00
parent eb11c06a69
commit bf1167bc64
1 changed files with 6 additions and 15 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

21
passes/techmap/abc9.cc
View File

@ -322,19 +322,10 @@ void abc9_module(RTLIL::Design *design, RTLIL::Module *module, std::string scrip
fprintf(f, "%s\n", abc9_script.c_str());
fclose(f);
bool count_output = false;
for (auto port_name : module->ports) {
RTLIL::Wire *port_wire = module->wire(port_name);
log_assert(port_wire);
if (port_wire->port_output) {
count_output = true;
break;
}
}
//bool count_output = false;
log_push();
if (count_output)
//if (count_output)
{
handle_loops(design, module);
@ -736,10 +727,10 @@ clone_lut:
design->remove(mapped_mod);
}
else
{
log("Don't call ABC as there is nothing to map.\n");
}
//else
//{
// log("Don't call ABC as there is nothing to map.\n");
//}
if (cleanup)
{