riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #650 from mithro/patch-1 

xilinx: Adding missing inout IO port to IOBUF
This commit is contained in:
Clifford Wolf 2018-10-04 11:30:00 +02:00 committed by GitHub
parent 76baae4b94 ad975fb694
commit bed6c26a6e
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
techlibs/xilinx/cells_xtra.v
View File

@ -2225,6 +2225,7 @@ module IOBUF (...);
parameter IOSTANDARD = "DEFAULT"; parameter IOSTANDARD = "DEFAULT";
parameter SLEW = "SLOW"; parameter SLEW = "SLOW";
output O; output O;
inout IO;
input I, T; input I, T;
endmodule endmodule