riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

no support for 6-series xilinx devices

This commit is contained in:
Clifford Wolf 2015-02-01 23:06:44 +01:00
parent 893fe87a33
commit bebbf2e5a4
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/xilinx/synth_xilinx.cc
View File

@ -44,7 +44,7 @@ struct SynthXilinxPass : public Pass {
log("\n"); log("\n");
log("This command runs synthesis for Xilinx FPGAs. This command does not operate on\n"); log("This command runs synthesis for Xilinx FPGAs. This command does not operate on\n");
log("partly selected designs. At the moment this command creates netlists that are\n"); log("partly selected designs. At the moment this command creates netlists that are\n");
log("compatible with 7-series and 6-series Xilinx devices.\n"); log("compatible with 7-Series Xilinx devices.\n");
log("\n"); log("\n");
log(" -top <module>\n"); log(" -top <module>\n");
log(" use the specified module as top module (default='top')\n"); log(" use the specified module as top module (default='top')\n");