riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

greenpak4: Initial version of GP_DCMP skeleton (not yet usable). Changed interface to GP_DCMPMUX

This commit is contained in:
Andrew Zonenberg 2016-12-15 15:19:35 +08:00
parent 3690aa556c
commit bea6e2f11f
1 changed files with 24 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

29
techlibs/greenpak4/cells_sim.v
View File

@ -132,19 +132,38 @@ module GP_DAC(input[7:0] DIN, input wire VREF, output reg VOUT);
endmodule endmodule
module GP_DCMP(input[7:0] INP, input[7:0] INN, input CLK, input PWRDN);
endmodule
module GP_DCMPREF(output reg[7:0]OUT); module GP_DCMPREF(output reg[7:0]OUT);
parameter[7:0] REF_VAL = 8'h00; parameter[7:0] REF_VAL = 8'h00;
initial OUT = REF_VAL; initial OUT = REF_VAL;
endmodule endmodule
module GP_DCMPMUX(input[1:0] SEL, input[7:0] IN0, input[7:0] IN1, input[7:0] IN2, input[7:0] IN3, output reg[7:0] OUT); module GP_DCMPMUX(input[1:0] SEL, input[7:0] IN0, input[7:0] IN1, input[7:0] IN2, input[7:0] IN3, output reg[7:0] OUTA, output reg[7:0] OUTB);
always @(*) begin always @(*) begin
case(SEL) case(SEL)
2'b00: OUT <= IN0; 2'b00: begin
2'b10: OUT <= IN1; OUTA <= IN0;
2'b01: OUT <= IN2; OUTB <= IN3;
2'b11: OUT <= IN3; end
2'b01: begin
OUTA <= IN1;
OUTB <= IN2;
end
2'b02: begin
OUTA <= IN2;
OUTB <= IN1;
end
2'b03: begin
OUTA <= IN3;
OUTB <= IN0;
end
endcase endcase
end end
endmodule endmodule