riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Added design->full_selection() helper method

This commit is contained in:
Clifford Wolf 2013-10-27 09:30:58 +01:00
parent 90b016716b
commit bd2c8ec886
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
kernel/rtlil.h
View File

@ -219,6 +219,9 @@ struct RTLIL::Design {
bool selected_module(RTLIL::IdString mod_name) const; bool selected_module(RTLIL::IdString mod_name) const;
bool selected_whole_module(RTLIL::IdString mod_name) const; bool selected_whole_module(RTLIL::IdString mod_name) const;
bool selected_member(RTLIL::IdString mod_name, RTLIL::IdString memb_name) const; bool selected_member(RTLIL::IdString mod_name, RTLIL::IdString memb_name) const;
bool full_selection() const {
return selection_stack.back().full_selection;
}
template<typename T1> bool selected(T1 *module) const { template<typename T1> bool selected(T1 *module) const {
return selected_module(module->name); return selected_module(module->name);
} }