riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Add delays to cells.box

This commit is contained in:
Eddie Hung 2019-04-09 14:32:10 -07:00
parent d536379c62
commit b9e19071b8
1 changed files with 12 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
techlibs/xilinx/cells.box
View File

@ -1,5 +1,13 @@
MUXF7 1 0 2 1
1 1
# Max delays from https://pastebin.com/v2hrcksd
# from https://github.com/SymbiFlow/prjxray/pull/706#issuecomment-479380321
MUXF8 2 0 2 1
1 1
# F7BMUX slower than F7AMUX
# Inputs: 0 1 S0
# Outputs: OUT
F7BMUX 1 0 3 1
217 223 296
# Inputs: 0 1 S0
# Outputs: OUT
MUXF8 2 0 3 1
104 94 273