riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fix nasty bug in Verific bindings

This commit is contained in:
Clifford Wolf 2017-10-04 17:23:42 +02:00
parent a381188b92
commit b92ff2706e
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
frontends/verific/verific.cc
View File

@ -912,7 +912,7 @@ struct VerificImporter
if (found_new_net)
{
RTLIL::IdString wire_name = module->uniquify(mode_names || netbus->IsUserDeclared() ? RTLIL::escape_id(net->Name()) : NEW_ID);
RTLIL::IdString wire_name = module->uniquify(mode_names || netbus->IsUserDeclared() ? RTLIL::escape_id(netbus->Name()) : NEW_ID);
if (verbose)
log(" importing netbus %s as %s.\n", netbus->Name(), log_id(wire_name));