riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

machxo2: Fix typos. test/arch/run-test.sh passes.

This commit is contained in:
William D. Jones 2020-11-17 12:49:15 -05:00 committed by Marcelina Kościelnicka
parent 88c8f81260
commit b87f6a0906
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/machxo2/cells_sim.v
View File

@ -26,7 +26,7 @@ module FACADE_FF #(
parameter SRMODE = "LSR_OVER_CE",
parameter REGSET = "SET"
) (
input CLK, D, LSR, CE,
input CLK, DI, LSR, CE,
output reg Q
);

2
techlibs/machxo2/synth_machxo2.cc
View File

@ -35,7 +35,7 @@ struct SynthMachXO2Pass : public ScriptPass
log("\n");
log(" synth_machxo2 [options]\n");
log("\n");
log("This command runs synthesis for ECP5 FPGAs.\n");
log("This command runs synthesis for MachXO2 FPGAs.\n");
log("\n");
log(" -top <module>\n");
log(" use the specified module as top module\n");