riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

cxxrtl: fix typo in codegen for async set/clear.

This commit is contained in:
Catherine 2024-01-24 16:30:01 +00:00
parent 3c3788ee28
commit b841d1bcbe
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
backends/cxxrtl/cxxrtl_backend.cc
View File

@ -1446,7 +1446,7 @@ struct CxxrtlWorker {
f << indent; f << indent;
dump_sigspec_lhs(cell->getPort(ID::Q)); dump_sigspec_lhs(cell->getPort(ID::Q));
f << " = "; f << " = ";
dump_sigspec_lhs(cell->getPort(ID::Q)); dump_sigspec_rhs(cell->getPort(ID::Q));
f << ".update("; f << ".update(";
dump_const(RTLIL::Const(RTLIL::S1, cell->getParam(ID::WIDTH).as_int())); dump_const(RTLIL::Const(RTLIL::S1, cell->getParam(ID::WIDTH).as_int()));
f << ", "; f << ", ";
@ -1458,7 +1458,7 @@ struct CxxrtlWorker {
f << indent; f << indent;
dump_sigspec_lhs(cell->getPort(ID::Q)); dump_sigspec_lhs(cell->getPort(ID::Q));
f << " = "; f << " = ";
dump_sigspec_lhs(cell->getPort(ID::Q)); dump_sigspec_rhs(cell->getPort(ID::Q));
f << ".update("; f << ".update(";
dump_const(RTLIL::Const(RTLIL::S0, cell->getParam(ID::WIDTH).as_int())); dump_const(RTLIL::Const(RTLIL::S0, cell->getParam(ID::WIDTH).as_int()));
f << ", "; f << ", ";