riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

write_xaiger to flatten 1'bx/1'bz to 1'b0 again

This commit is contained in:
Eddie Hung 2019-06-20 19:40:17 -07:00
parent 242b72d4e1
commit b810bf26ab
1 changed files with 4 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
backends/aiger/xaiger.cc
View File

@ -104,8 +104,10 @@ struct XAigerWriter
aig_map[bit] = bit2aig(alias_map.at(bit));
}
if (bit == State::Sx || bit == State::Sz)
log_error("Design contains 'x' or 'z' bits. Use 'setundef' to replace those constants.\n");
if (bit == State::Sx || bit == State::Sz) {
log_debug("Bit '%s' contains 'x' or 'z' bits. Treating as 1'b0.\n", log_signal(bit));
aig_map[bit] = 0;
}
}
log_assert(aig_map.at(bit) >= 0);