riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

keep $mux and $_MUX_ optimizations separate in opt_const

This commit is contained in:
Clifford Wolf 2013-03-19 13:32:04 +01:00
parent 1d30c66a7f
commit b7fcf1fb9a
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
passes/opt/opt_const.cc
View File

@ -113,7 +113,7 @@ void replace_const_cells(RTLIL::Design *design, RTLIL::Module *module)
if (input.match("0 ")) ACTION_DO("\\Y", input.extract(0, 1)); if (input.match("0 ")) ACTION_DO("\\Y", input.extract(0, 1));
} }
if (cell->type == "$_MUX_" ||(cell->type == "$mux" && cell->parameters["\\WIDTH"].as_int() == 1)) { if (cell->type == "$_MUX_") {
RTLIL::SigSpec input; RTLIL::SigSpec input;
input.append(cell->connections["\\S"]); input.append(cell->connections["\\S"]);
input.append(cell->connections["\\B"]); input.append(cell->connections["\\B"]);
@ -128,8 +128,8 @@ void replace_const_cells(RTLIL::Design *design, RTLIL::Module *module)
// TODO: "10 " -> replace with "!S" gate // TODO: "10 " -> replace with "!S" gate
// TODO: "0 " -> replace with "B AND S" gate // TODO: "0 " -> replace with "B AND S" gate
// TODO: " 1 " -> replace with "A OR S" gate // TODO: " 1 " -> replace with "A OR S" gate
// TODO: "1 " -> replace with "B OR !S" gate // TODO: "1 " -> replace with "B OR !S" gate (?)
// TODO: " 0 " -> replace with "A AND !S" gate // TODO: " 0 " -> replace with "A AND !S" gate (?)
if (input.match(" *")) ACTION_DO_Y(x); if (input.match(" *")) ACTION_DO_Y(x);
#endif #endif
} }