riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Add handling of verific OPER_REDUCE_NOR 

Signed-off-by: Clifford Wolf <clifford@clifford.at>
This commit is contained in:
Clifford Wolf 2018-02-26 15:26:01 +01:00
parent 2aeb4d4e12
commit b6fbeb0969
1 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
frontends/verific/verific.cc
View File

@ -478,6 +478,12 @@ bool VerificImporter::import_netlist_instance_cells(Instance *inst, RTLIL::IdStr
return true; return true;
} }
if (inst->Type() == OPER_REDUCE_NOR) {
SigSpec t = module->ReduceOr(NEW_ID, IN, SIGNED);
module->addNot(inst_name, t, net_map_at(inst->GetOutput()));
return true;
}
if (inst->Type() == OPER_LESSTHAN) { if (inst->Type() == OPER_LESSTHAN) {
Net *net_cin = inst->GetCin(); Net *net_cin = inst->GetCin();
if (net_cin->IsGnd()) if (net_cin->IsGnd())