riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Add check for BLIF with no model name

This commit is contained in:
Archie 2022-06-14 14:17:00 +01:00
parent 3046a06490
commit b604c97b33
1 changed files with 4 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
frontends/blif/blifparse.cc
View File

@ -166,7 +166,10 @@ void parse_blif(RTLIL::Design *design, std::istream &f, IdString dff_name, bool
goto error; goto error;
module = new RTLIL::Module; module = new RTLIL::Module;
lastcell = nullptr; lastcell = nullptr;
module->name = RTLIL::escape_id(strtok(NULL, " \t\r\n")); char *name = strtok(NULL, " \t\r\n");
if (name == nullptr)
goto error;
module->name = RTLIL::escape_id(name);
obj_attributes = &module->attributes; obj_attributes = &module->attributes;
obj_parameters = nullptr; obj_parameters = nullptr;
if (design->module(module->name)) if (design->module(module->name))