mirror of https://github.com/YosysHQ/yosys.git
Update the overview comment in `ast.h`
This commit is contained in:
parent
9f94ecf4ed
commit
b593f5c01c
|
@ -17,12 +17,7 @@
|
|||
*
|
||||
* ---
|
||||
*
|
||||
* This is the AST frontend library.
|
||||
*
|
||||
* The AST frontend library is not a frontend on it's own but provides a
|
||||
* generic abstract syntax tree (AST) abstraction for HDL code and can be
|
||||
* used by HDL frontends. See "ast.h" for an overview of the API and the
|
||||
* Verilog frontend for an usage example.
|
||||
* This is support code for the Verilog frontend at frontends/verilog
|
||||
*
|
||||
*/
|
||||
|
||||
|
|
Loading…
Reference in New Issue