riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fix RTLIL::Memory::start_offset initialization

This commit is contained in:
Clifford Wolf 2017-01-25 17:00:59 +01:00
parent 87fe8ab3f2
commit b54972c112
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
kernel/rtlil.cc
View File

@ -2050,6 +2050,7 @@ RTLIL::Memory::Memory()
hashidx_ = hashidx_count;
width = 1;
start_offset = 0;
size = 0;
}