riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fix attributes on $__ABC9_ASYNC[01] whitebox

This commit is contained in:
Eddie Hung 2019-12-31 11:14:11 -08:00
parent 789211d9b3
commit b4663a987b
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
techlibs/xilinx/abc9_model.v
View File

@ -34,13 +34,13 @@ module \$__ABC9_FF_ (input D, output Q);
endmodule endmodule
// Box to emulate async behaviour of FDC* // Box to emulate async behaviour of FDC*
(* abc_box_id = 1000 *) (* abc9_box_id = 1000, lib_whitebox *)
module \$__ABC9_ASYNC0 (input A, S, output Y); module \$__ABC9_ASYNC0 (input A, S, output Y);
assign Y = S ? 1'b0 : A; assign Y = S ? 1'b0 : A;
endmodule endmodule
// Box to emulate async behaviour of FDP* // Box to emulate async behaviour of FDP*
(* abc_box_id = 1001 *) (* abc9_box_id = 1001, lib_whitebox *)
module \$__ABC9_ASYNC1 (input A, S, output Y); module \$__ABC9_ASYNC1 (input A, S, output Y);
assign Y = S ? 1'b0 : A; assign Y = S ? 1'b0 : A;
endmodule endmodule