riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

quicklogic: rename dspv1 full synth_quicklogic test for clarity

This commit is contained in:
Emil J. Tywoniak 2025-03-06 17:59:46 +01:00
parent 7e3122848f
commit b420951e6c
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
tests/arch/quicklogic/qlf_k6n10f/dsp.ys → tests/arch/quicklogic/qlf_k6n10f/dspv1_full.ys
View File

@ -21,7 +21,7 @@ EOF
design -save ast design -save ast
proc proc
wreduce wreduce
#equiv_opt -async2sync -map +/quicklogic/qlf_k6n10f/dsp_sim.v synth_quicklogic -family qlf_k6n10f #equiv_opt -async2sync -map +/quicklogic/qlf_k6n10f/dspv1_sim.v synth_quicklogic -family qlf_k6n10f
#design -load postopt #design -load postopt
synth_quicklogic -family qlf_k6n10f synth_quicklogic -family qlf_k6n10f
cd top cd top
@ -114,8 +114,8 @@ always @(posedge clk) begin
end end
endmodule endmodule
EOF EOF
read_verilog +/quicklogic/qlf_k6n10f/dsp_sim.v read_verilog +/quicklogic/qlf_k6n10f/dspv1_sim.v
hierarchy -top testbench hierarchy -top testbench
proc proc
async2sync async2sync
sim -assert -q -clock clk -n 20 sim -q -clock clk -n 20 -assert