riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixed techmap of $gt and $ge with multi-bit outputs

This commit is contained in:
Clifford Wolf 2013-11-06 22:59:45 +01:00
parent f485962c5e
commit b41740060b
1 changed files with 14 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
techlibs/common/stdcells.v
View File

@ -855,9 +855,15 @@ output [Y_WIDTH-1:0] Y;
) ge_via_le (
.A(B),
.B(A),
.Y(Y)
.Y(Y[0])
);
generate
if (Y_WIDTH > 1) begin:V
assign Y[Y_WIDTH-1:1] = 0;
end
endgenerate
endmodule
// --------------------------------------------------------
@ -882,9 +888,15 @@ output [Y_WIDTH-1:0] Y;
) gt_via_lt (
.A(B),
.B(A),
.Y(Y)
.Y(Y[0])
);
generate
if (Y_WIDTH > 1) begin:V
assign Y[Y_WIDTH-1:1] = 0;
end
endgenerate
endmodule
// --------------------------------------------------------