riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

abstract: improve -init logging

This commit is contained in:
Emil J. Tywoniak 2025-02-10 16:33:20 +01:00
parent 690612475d
commit b3075431dc
1 changed files with 7 additions and 16 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

23
passes/cmds/abstract.cc
View File

@ -171,23 +171,14 @@ unsigned int abstract_init(Module* mod) {
unsigned int changed = 0;
FfInitVals initvals;
SigMap sigmap(mod);
dict<SigBit, std::vector<SelReason>> selected_reps = gather_selected_reps(mod, sigmap);
initvals.set(&sigmap, mod);
for (auto wire : mod->selected_wires())
for (auto bit : SigSpec(wire)) {
// TODO these don't seem too informative
log_debug("Removing init bit on %s due to selected wire %s\n", log_signal(bit), wire->name.c_str());
initvals.remove_init(bit);
changed++;
}
for (auto cell : mod->selected_cells())
for (auto conn : cell->connections())
if (cell->output(conn.first))
for (auto bit : conn.second.bits()) {
log_debug("Removing init bit on %s due to selected cell %s\n", log_signal(bit), cell->name.c_str());
initvals.remove_init(bit);
changed++;
}
for (auto bit : selected_reps) {
log_debug("Removing init bit on %s due to selections:\n", log_signal(bit.first));
explain_selections(bit.second);
initvals.remove_init(bit.first);
changed++;
}
return changed;
}