riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Added "inout" ports support to read_liberty

This commit is contained in:
Clifford Wolf 2014-07-16 18:12:46 +02:00
parent 5057935722
commit b171a4c1bc
1 changed files with 6 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
frontends/liberty/liberty.cc
View File

@ -537,7 +537,7 @@ struct LibertyFrontend : public Frontend {
for (auto node : cell->children) for (auto node : cell->children)
if (node->id == "pin" && node->args.size() == 1) { if (node->id == "pin" && node->args.size() == 1) {
LibertyAst *dir = node->find("direction"); LibertyAst *dir = node->find("direction");
if (!dir || (dir->value != "input" && dir->value != "output" && dir->value != "internal")) if (!dir || (dir->value != "input" && dir->value != "output" && dir->value != "inout" && dir->value != "internal"))
{ {
if (!flag_ignore_miss_dir) if (!flag_ignore_miss_dir)
{ {
@ -570,6 +570,11 @@ struct LibertyFrontend : public Frontend {
RTLIL::Wire *wire = module->wires.at(RTLIL::escape_id(node->args.at(0))); RTLIL::Wire *wire = module->wires.at(RTLIL::escape_id(node->args.at(0)));
if (dir && dir->value == "inout") {
wire->port_input = true;
wire->port_output = true;
}
if (dir && dir->value == "input") { if (dir && dir->value == "input") {
wire->port_input = true; wire->port_input = true;
continue; continue;