riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Remove unused

This commit is contained in:
Eddie Hung 2019-04-11 16:18:01 -07:00
parent b1f1db2fcf
commit b15b410b41
1 changed files with 0 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
passes/techmap/pmux2shiftx.cc
View File

@ -73,7 +73,6 @@ struct Pmux2ShiftxPass : public Pass {
pmux_s.append(cell->getPort("\\S"));
RTLIL::SigSpec pmux_y = module->addWire(NEW_ID, clog2width);
RTLIL::SigSpec shiftx_s = module->addWire(NEW_ID, 1 << clog2width);
module->addPmux(NEW_ID, RTLIL::Const(RTLIL::Sx, clog2width), pmux_b, pmux_s, pmux_y);
module->addShiftx(NEW_ID, shiftx_a, pmux_y, cell->getPort("\\Y"));
module->remove(cell);