riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

If direction NONE use that from first bit

This commit is contained in:
Miodrag Milanovic 2021-12-08 11:50:10 +01:00
parent d186ea7a2d
commit b06f547993
1 changed files with 7 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
frontends/verific/verific.cc
View File

@ -1112,6 +1112,13 @@ void VerificImporter::import_netlist(RTLIL::Design *design, Netlist *nl, std::se
for (int i = portbus->LeftIndex();; i += portbus->IsUp() ? +1 : -1) { for (int i = portbus->LeftIndex();; i += portbus->IsUp() ? +1 : -1) {
if (portbus->ElementAtIndex(i) && portbus->ElementAtIndex(i)->GetNet()) { if (portbus->ElementAtIndex(i) && portbus->ElementAtIndex(i)->GetNet()) {
if (portbus->GetDir() == DIR_NONE && !wire->port_input && !wire->port_output) {
Port *p = portbus->ElementAtIndex(i);
if (p->GetDir() == DIR_INOUT || p->GetDir() == DIR_IN)
wire->port_input = true;
if (p->GetDir() == DIR_INOUT || p->GetDir() == DIR_OUT)
wire->port_output = true;
}
net = portbus->ElementAtIndex(i)->GetNet(); net = portbus->ElementAtIndex(i)->GetNet();
RTLIL::SigBit bit(wire, i - wire->start_offset); RTLIL::SigBit bit(wire, i - wire->start_offset);
if (net_map.count(net) == 0) if (net_map.count(net) == 0)