riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Added RTLIL::Module::connect(const RTLIL::SigSig&)

This commit is contained in:
Clifford Wolf 2014-07-26 14:31:47 +02:00
parent 027819c7e8
commit b03aec6e32
2 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
kernel/rtlil.cc
View File

@ -873,6 +873,11 @@ static bool fixup_ports_compare(const RTLIL::Wire *a, const RTLIL::Wire *b)
return a->port_id < b->port_id;
}
void RTLIL::Module::connect(const RTLIL::SigSig &conn)
{
connections_.push_back(conn);
}
void RTLIL::Module::connect(const RTLIL::SigSpec &lhs, const RTLIL::SigSpec &rhs)
{
connections_.push_back(RTLIL::SigSig(lhs, rhs));

1
kernel/rtlil.h
View File

@ -288,6 +288,7 @@ struct RTLIL::Module
virtual void check();
virtual void optimize();
void connect(const RTLIL::SigSig &conn);
void connect(const RTLIL::SigSpec &lhs, const RTLIL::SigSpec &rhs);
void fixup_ports();