riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Typo: wire delay is -W argument

This commit is contained in:
Eddie Hung 2019-06-12 09:13:53 -07:00
parent 2dffa4685b
commit afd620fd5f
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
passes/techmap/abc9.cc
View File

@ -1219,7 +1219,7 @@ struct Abc9Pass : public Pass {
continue; continue;
} }
if (arg == "-W" && argidx+1 < args.size()) { if (arg == "-W" && argidx+1 < args.size()) {
wire_delay = "-S " + args[++argidx]; wire_delay = "-W " + args[++argidx];
continue; continue;
} }
break; break;