riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Renamed GP4_V* cells to GP_V* for consistency

This commit is contained in:
Andrew Zonenberg 2016-03-26 13:42:41 -07:00
parent a922d705d4
commit af15b92c86
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
techlibs/greenpak4/cells_sim.v
View File

@ -55,10 +55,11 @@ module GP_4LUT(input IN0, IN1, IN2, IN3, output OUT);
assign OUT = INIT[{IN3, IN2, IN1, IN0}]; assign OUT = INIT[{IN3, IN2, IN1, IN0}];
endmodule endmodule
module GP4_VDD(output OUT); module GP_VDD(output OUT);
assign OUT = 1; assign OUT = 1;
endmodule endmodule
module GP4_VSS(output OUT); module GP_VSS(output OUT);
assign OUT = 0; assign OUT = 0;
endmodule endmodule