riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fix spacing

This commit is contained in:
Eddie Hung 2019-04-16 13:16:20 -07:00
parent fc5fda595d
commit aece97024d
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
backends/aiger/xaiger.cc
View File

@ -576,7 +576,7 @@ struct XAigerWriter
RTLIL::Module *holes_module = nullptr;
holes_module = module->design->addModule("\\__holes__");
for (auto cell : box_list) {
int box_inputs = 0, box_outputs = 0;
int box_id = module->design->module(cell->type)->attributes.at("\\abc_box_id").as_int();

2
techlibs/xilinx/cells.lut
View File

@ -1,4 +1,4 @@
# Max delays from https://pastebin.com/v2hrcksd
# Max delays from https://pastebin.com/v2hrcksd
# from https://github.com/SymbiFlow/prjxray/pull/706#issuecomment-479380321
# K area delay