riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Verific: Add attributes to module instantiation

This commit is contained in:
Miodrag Milanovic 2024-02-12 09:53:47 +01:00
parent edb95c69a9
commit ae7daf99f4
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
frontends/verific/verific.cc
View File

@ -1990,6 +1990,7 @@ void VerificImporter::import_netlist(RTLIL::Design *design, Netlist *nl, std::ma
} }
RTLIL::Cell *cell = module->addCell(inst_name, inst_type); RTLIL::Cell *cell = module->addCell(inst_name, inst_type);
import_attributes(cell->attributes, inst);
if (inst->IsPrimitive() && mode_keep) if (inst->IsPrimitive() && mode_keep)
cell->attributes[ID::keep] = 1; cell->attributes[ID::keep] = 1;