riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

xilinx: Adding missing inout IO port to IOBUF

This commit is contained in:
Tim Ansell 2018-10-03 16:38:32 -07:00 committed by GitHub
parent 76baae4b94
commit ad975fb694
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
techlibs/xilinx/cells_xtra.v
View File

@ -2225,6 +2225,7 @@ module IOBUF (...);
parameter IOSTANDARD = "DEFAULT"; parameter IOSTANDARD = "DEFAULT";
parameter SLEW = "SLOW"; parameter SLEW = "SLOW";
output O; output O;
inout IO;
input I, T; input I, T;
endmodule endmodule