riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Another typo

This commit is contained in:
Eddie Hung 2019-07-10 19:05:53 -07:00
parent e603d719d6
commit ad35b509de
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/xilinx/abc_ff.v
View File

@ -68,7 +68,7 @@ module FDCE (output reg Q, input C, CE, D, CLR);
);
\$__ABC_FF_ abc_dff (.D(\$nextQ ), .Q(\$currQ ));
generate
if (IS_PRE_INVERTED)
if (IS_CLR_INVERTED)
\$__ABC_FD_ASYNC_MUX abc_async_mux (.A(\$currQ ), .B(1'b0), .S(CLR), .Y(Q));
else
\$__ABC_FD_ASYNC_MUX abc_async_mux (.A(1'b0), .B(\$currQ ), .S(CLR), .Y(Q));