riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

A bit more on where $lcu comes from

This commit is contained in:
Eddie Hung 2019-08-09 09:50:47 -07:00
parent 5aef998957
commit acfb672d34
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/common/simlib.v
View File

@ -537,6 +537,8 @@ endmodule
// used in binary arithmetic operations. By replacing the ripple // used in binary arithmetic operations. By replacing the ripple
// carry structure used in full-adder blocks, the more significant // carry structure used in full-adder blocks, the more significant
// bits of the sum can be expected to be computed more quickly. // bits of the sum can be expected to be computed more quickly.
// Typically created during `techmap` of $alu cells
// (see the "_90_alu" rule in +/techmap.v)
module \$lcu (P, G, CI, CO); module \$lcu (P, G, CI, CO);
parameter WIDTH = 1; parameter WIDTH = 1;