riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

modified btor synthesis script for correct use of splice command.

This commit is contained in:
Ahmed Irfan 2014-02-12 13:38:28 +01:00
parent 45e468114a
commit ac896c63e2
2 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
backends/btor/btor.ys
View File

@ -1,10 +1,11 @@
proc; proc;
opt; opt_const -mux_undef; opt; opt_const -mux_undef; opt;
#splice;
opt;
rename -hide;;; rename -hide;;;
#converting pmux to mux #converting pmux to mux
techmap -share_map pmux2mux.v;; techmap -share_map pmux2mux.v;;
#explicit type conversion
splice; opt;
#extracting memories;
memory_dff -wr_only; memory_collect;; memory_dff -wr_only; memory_collect;;
#flatten design #flatten design
flatten;; flatten;;

5
backends/btor/verilog2btor.sh
View File

@ -22,11 +22,10 @@ hierarchy -top $3;
hierarchy -libdir $DIR; hierarchy -libdir $DIR;
hierarchy -check; hierarchy -check;
proc; proc;
opt; opt_const -mux_undef; opt; opt_const -mux_undef; opt;
#splice;
opt;
rename -hide;;; rename -hide;;;
techmap -share_map pmux2mux.v;; techmap -share_map pmux2mux.v;;
splice; opt;
memory_dff -wr_only; memory_dff -wr_only;
memory_collect;; memory_collect;;
flatten;; flatten;;