riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Improved equiv_purge log output

This commit is contained in:
Clifford Wolf 2016-11-29 13:30:35 +01:00
parent df2e5aad6f
commit ac7a175a3c
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
passes/equiv/equiv_purge.cc
View File

@ -80,7 +80,7 @@ struct EquivPurgeWorker
Wire *wire = module->addWire(name, GetSize(sig)); Wire *wire = module->addWire(name, GetSize(sig));
wire->port_input = true; wire->port_input = true;
module->connect(sig, wire); module->connect(sig, wire);
log(" Module input: %s\n", log_signal(wire)); log(" Module input: %s (%s)\n", log_signal(wire), log_signal(sig));
return module->addWire(NEW_ID, GetSize(sig)); return module->addWire(NEW_ID, GetSize(sig));
} }
} }