riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Improve "help verific" message

This commit is contained in:
Clifford Wolf 2017-07-25 15:13:22 +02:00
parent 6dbe1d4c92
commit abd3b4e8e7
1 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
frontends/verific/verific.cc
View File

@ -1071,18 +1071,19 @@ struct VerificImporter
struct VerificExtNets struct VerificExtNets
{ {
// a map from nets to the same nets one level up in the design hierarchy
std::map<Net*, Net*> net_level_up;
int portname_cnt = 0; int portname_cnt = 0;
bool verbose = false; bool verbose = false;
// a map from Net to the same Net one level up in the design hierarchy
std::map<Net*, Net*> net_level_up;
Net *get_net_level_up(Net *net) Net *get_net_level_up(Net *net)
{ {
if (net_level_up.count(net) == 0) if (net_level_up.count(net) == 0)
{ {
Netlist *nl = net->Owner(); Netlist *nl = net->Owner();
// Simple return if Netlist is not unique // Simply return if Netlist is not unique
if (nl->NumOfRefs() != 1) if (nl->NumOfRefs() != 1)
return net; return net;
@ -1172,8 +1173,7 @@ struct VerificPass : public Pass {
log(" verific -import [options] <top-module>..\n"); log(" verific -import [options] <top-module>..\n");
log("\n"); log("\n");
log("Elaborate the design for the specified top modules, import to Yosys and\n"); log("Elaborate the design for the specified top modules, import to Yosys and\n");
log("reset the internal state of Verific. A gate-level netlist is created\n"); log("reset the internal state of Verific.\n");
log("when called with -gates.\n");
log("\n"); log("\n");
log("Import options:\n"); log("Import options:\n");
log("\n"); log("\n");