riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

simlib: Simplify recently changed $mux model 

The use of a procedural continuous assignment introduced in #3526 was
unintended and is completely unnecessary for the actual change of that
PR.
This commit is contained in:
Jannis Harder 2022-10-28 19:48:00 +02:00
parent 518194fac1
commit aa7e7df19f
1 changed files with 2 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
techlibs/common/simlib.v
View File

@ -1279,11 +1279,9 @@ parameter WIDTH = 0;
input [WIDTH-1:0] A, B;
input S;
output reg [WIDTH-1:0] Y;
output [WIDTH-1:0] Y;
always @* begin
assign Y = S ? B : A;
end
assign Y = S ? B : A;
endmodule