riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Makefile fixes

This commit is contained in:
Clifford Wolf 2014-08-17 02:24:53 +02:00
parent 64713647a9
commit aa3a6663e2
1 changed files with 4 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
Makefile
View File

@ -80,7 +80,7 @@ LDLIBS += -l$(TCL_VERSION)
endif endif
ifeq ($(ENABLE_GPROF),1) ifeq ($(ENABLE_GPROF),1)
CXXFLAGS += -pg -fno-inline CXXFLAGS += -pg
LDFLAGS += -pg LDFLAGS += -pg
endif endif
@ -150,6 +150,7 @@ OBJS += passes/cmds/select.o
OBJS += passes/cmds/show.o OBJS += passes/cmds/show.o
OBJS += passes/cmds/stat.o OBJS += passes/cmds/stat.o
OBJS += passes/cmds/cover.o OBJS += passes/cmds/cover.o
OBJS += passes/cmds/design.o
include passes/proc/Makefile.inc include passes/proc/Makefile.inc
include passes/opt/Makefile.inc include passes/opt/Makefile.inc
@ -159,6 +160,8 @@ include passes/abc/Makefile.inc
include backends/verilog/Makefile.inc include backends/verilog/Makefile.inc
include backends/ilang/Makefile.inc include backends/ilang/Makefile.inc
include techlibs/common/Makefile.inc
endif endif
top-all: $(TARGETS) $(EXTRA_TARGETS) top-all: $(TARGETS) $(EXTRA_TARGETS)