riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

abstract: better present changes done

This commit is contained in:
Emil J. Tywoniak 2025-02-10 16:36:41 +01:00
parent b3075431dc
commit a9778e5b5a
1 changed files with 5 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
passes/cmds/abstract.cc
View File

@ -240,23 +240,20 @@ struct AbstractPass : public Pass {
Wire *enable_wire = mod->wire("\\" + enable_name); Wire *enable_wire = mod->wire("\\" + enable_name);
if (!enable_wire) if (!enable_wire)
log_cmd_error("Enable wire %s not found in module %s\n", enable_name.c_str(), mod->name.c_str()); log_cmd_error("Enable wire %s not found in module %s\n", enable_name.c_str(), mod->name.c_str());
if (mode == State) { if (mode == State)
// for (auto cell : mod->selected_cells())
// if (ct.cell_types.count(cell->type))
changed += abstract_state(mod, {enable_wire, enable_pol}); changed += abstract_state(mod, {enable_wire, enable_pol});
} else { else
changed += abstract_value(mod, {enable_wire, enable_pol}); changed += abstract_value(mod, {enable_wire, enable_pol});
} }
}
if (mode == State) if (mode == State)
log("Abstracted %d cells.\n", changed); log("Abstracted %d stateful cells.\n", changed);
else else
log("Abstracted %d values.\n", changed); log("Abstracted %d driver ports.\n", changed);
} else if (mode == Initial) { } else if (mode == Initial) {
for (auto mod : design->selected_modules()) { for (auto mod : design->selected_modules()) {
changed += abstract_init(mod); changed += abstract_init(mod);
} }
log("Abstracted %d bits.\n", changed); log("Abstracted %d init bits.\n", changed);
} else { } else {
log_cmd_error("No mode selected, see help message\n"); log_cmd_error("No mode selected, see help message\n");
} }