riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

synth_ecp5: use +/abc9_model.v

This commit is contained in:
Eddie Hung 2020-02-13 09:56:52 -08:00
parent 8408c13405
commit a85c55113f
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/ecp5/synth_ecp5.cc
View File

@ -322,7 +322,7 @@ struct SynthEcp5Pass : public ScriptPass
run("techmap " + techmap_args);
if (abc9) {
run("read_verilog -icells -lib -specify +/ecp5/abc9_model.v");
run("read_verilog -icells -lib -specify +/abc9_model.v +/ecp5/abc9_model.v");
if (nowidelut)
run("abc9 -maxlut 4 -W 200");
else