riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Set USE_MULT and USE_SIMD

This commit is contained in:
Eddie Hung 2019-09-09 20:56:29 -07:00
parent 6348f9512c
commit a7e6032287
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
techlibs/xilinx/dsp_map.v
View File

@ -23,7 +23,9 @@ module \$__MUL25X18 (input [24:0] A, input [17:0] B, output [42:0] Y);
.INMODEREG(0),
.MREG(0),
.OPMODEREG(0),
.PREG(0)
.PREG(0),
.USE_MULT("MULTIPLY"),
.USE_SIMD("ONE48")
) _TECHMAP_REPLACE_ (
//Data path
.A({{5{A[24]}}, A}),