riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Run dffsr2dff in synth_xilinx

This commit is contained in:
Clifford Wolf 2016-02-13 08:20:19 +01:00
parent 7bd329afa0
commit a75f94ec4a
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/xilinx/synth_xilinx.cc
View File

@ -91,6 +91,7 @@ struct SynthXilinxPass : public Pass {
log(" fine:\n"); log(" fine:\n");
log(" opt -fast -full\n"); log(" opt -fast -full\n");
log(" memory_map\n"); log(" memory_map\n");
log(" dffsr2dff\n");
log(" dff2dffe\n"); log(" dff2dffe\n");
log(" opt -full\n"); log(" opt -full\n");
log(" techmap -map +/techmap.v -map +/xilinx/arith_map.v\n"); log(" techmap -map +/techmap.v -map +/xilinx/arith_map.v\n");
@ -196,6 +197,7 @@ struct SynthXilinxPass : public Pass {
{ {
Pass::call(design, "opt -fast -full"); Pass::call(design, "opt -fast -full");
Pass::call(design, "memory_map"); Pass::call(design, "memory_map");
Pass::call(design, "dffsr2dff");
Pass::call(design, "dff2dffe"); Pass::call(design, "dff2dffe");
Pass::call(design, "opt -full"); Pass::call(design, "opt -full");
Pass::call(design, "techmap -map +/techmap.v -map +/xilinx/arith_map.v"); Pass::call(design, "techmap -map +/techmap.v -map +/xilinx/arith_map.v");