riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Added automatic conversion from RTLIL::SigSpec to std::vector<RTLIL::SigBit>

This commit is contained in:
Clifford Wolf 2014-07-18 11:36:34 +02:00
parent 309ae98246
commit a721f7d768
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
kernel/rtlil.h
View File

@ -542,6 +542,7 @@ struct RTLIL::SigSpec {
static bool parse(RTLIL::SigSpec &sig, RTLIL::Module *module, std::string str);
static bool parse_sel(RTLIL::SigSpec &sig, RTLIL::Design *design, RTLIL::Module *module, std::string str);
static bool parse_rhs(const RTLIL::SigSpec &lhs, RTLIL::SigSpec &sig, RTLIL::Module *module, std::string str);
operator std::vector<RTLIL::SigBit>() const { return to_sigbit_vector(); }
};
inline RTLIL::SigBit::SigBit(const RTLIL::SigSpec &sig) {