riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Add write_aiger $anyseq support

This commit is contained in:
Clifford Wolf 2017-03-02 16:39:48 +01:00
parent 5b3b5ffc8c
commit a6ca28276e
1 changed files with 7 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
backends/aiger/aiger.cc
View File

@ -188,6 +188,13 @@ struct AigerWriter
continue;
}
if (cell->type == "$anyseq")
{
for (auto bit : sigmap(cell->getPort("\\Y")))
input_bits.insert(bit);
continue;
}
log_error("Unsupported cell type: %s (%s)\n", log_id(cell->type), log_id(cell));
}