riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #3075 from YosysHQ/micko/verific_mem_size 

No need to allocate more memory than used
This commit is contained in:
Claire Xen 2021-11-10 20:24:00 +01:00 committed by GitHub
parent 4699ddcc1b 15a35f5584
commit a6c90c9772
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 0 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
frontends/verific/verific.cc
View File

@ -1143,7 +1143,6 @@ void VerificImporter::import_netlist(RTLIL::Design *design, Netlist *nl, std::se
module->memories[memory->name] = memory; module->memories[memory->name] = memory;
int number_of_bits = net->Size(); int number_of_bits = net->Size();
number_of_bits = 1 << ceil_log2(number_of_bits);
int bits_in_word = number_of_bits; int bits_in_word = number_of_bits;
FOREACH_PORTREF_OF_NET(net, si, pr) { FOREACH_PORTREF_OF_NET(net, si, pr) {
if (pr->GetInst()->Type() == OPER_READ_PORT) { if (pr->GetInst()->Type() == OPER_READ_PORT) {