riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

ecp5: (* abc9_flop *) gated behind YOSYS

This commit is contained in:
Eddie Hung 2020-04-14 10:36:07 -07:00
parent 509de98468
commit a52f779eca
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/ecp5/cells_sim.v
View File

@ -294,7 +294,9 @@ endmodule
// --------------------------------------- // ---------------------------------------
`ifdef YOSYS
(* abc9_flop=(SRMODE != "ASYNC"), lib_whitebox=(SRMODE != "ASYNC") *) (* abc9_flop=(SRMODE != "ASYNC"), lib_whitebox=(SRMODE != "ASYNC") *)
`endif
module TRELLIS_FF(input CLK, LSR, CE, DI, M, output reg Q); module TRELLIS_FF(input CLK, LSR, CE, DI, M, output reg Q);
parameter GSR = "ENABLED"; parameter GSR = "ENABLED";
parameter [127:0] CEMUX = "1"; parameter [127:0] CEMUX = "1";