mirror of https://github.com/YosysHQ/yosys.git
Added tests/realmath to "make test"
This commit is contained in:
parent
4d1df128fa
commit
a4ec19c25c
1
Makefile
1
Makefile
|
@ -161,6 +161,7 @@ test: $(TARGETS) $(EXTRA_TARGETS)
|
|||
cd tests/simple && bash run-test.sh
|
||||
cd tests/hana && bash run-test.sh
|
||||
cd tests/asicworld && bash run-test.sh
|
||||
cd tests/realmath && bash run-test.sh
|
||||
cd tests/techmap && bash run-test.sh
|
||||
cd tests/sat && bash run-test.sh
|
||||
|
||||
|
|
|
@ -1,3 +1,2 @@
|
|||
#!/bin/bash
|
||||
make -C ../.. || exit 1
|
||||
exec bash ../tools/autotest.sh *.v
|
||||
|
|
|
@ -1,3 +1,2 @@
|
|||
#!/bin/bash
|
||||
make -C ../.. || exit 1
|
||||
exec bash ../tools/autotest.sh -l hana_vlib.v test_*.v
|
||||
|
|
|
@ -13,7 +13,11 @@ for ((i = 0; i < 100; i++)); do
|
|||
idx=$( printf "%05d" $i )
|
||||
../../../yosys -q uut_${idx}.ys
|
||||
iverilog -o uut_${idx}_tb uut_${idx}_tb.v uut_${idx}.v uut_${idx}_syn.v
|
||||
./uut_${idx}_tb
|
||||
./uut_${idx}_tb | tee uut_${idx}.err
|
||||
if test -s uut_${idx}.err; then
|
||||
exit 1
|
||||
fi
|
||||
rm -f uut_${idx}.err
|
||||
done
|
||||
echo
|
||||
|
||||
|
|
|
@ -6,5 +6,4 @@ if ! which iverilog > /dev/null ; then
|
|||
exit 1
|
||||
fi
|
||||
|
||||
make -C ../.. || exit 1
|
||||
exec bash ../tools/autotest.sh *.v
|
||||
|
|
Loading…
Reference in New Issue